# BENoC: A Bus-Enhanced Network on-Chip for a Power Efficient CMP

Isask'har Walter, Israel Cidon, and Avinoam Kolodny

**Abstract**—Network-on-Chips (NoCs) outperform buses in terms of scalability, parallelism and system modularity and therefore are considered as the main interconnect infrastructure in future chip multi-processor (CMP). However, while NoCs are very efficient for delivering high throughput point-to-point data from sources to destinations, their multi-hop operation is too slow for latency sensitive signals. In addition, current NoCS are inefficient for broadcast operations and centralized control of CMP resources. Consequently, state-of-the-art NoCs may not facilitate the needs of future CMP systems. In this paper, the benefit of adding a low latency, customized shared bus as an internal part of the NoC architecture is explored. BENoC (Bus-Enhanced Network on-Chip) possesses two main advantages: First, the bus is inherently capable of performing broadcast transmission in an efficient manner. Second, the bus has lower and more predictable propagation latency. In order to demonstrate the potential benefit of the proposed architecture, an analytical comparison of the power saving in BENoC versus a standard NoC providing similar services is presented. Then, simulation is used to evaluate BENoC in a dynamic non-uniform cache access (DNUCA) multiprocessor system.

Index Terms— Interconnection architectures, On-chip interconnection networks, Network on-Chip support for CMP

\_\_\_\_\_

# **1** INTRODUCTION

 $\mathbf{N}$  ovel VLSI literature advocates the use of multi-stage

Network on-Chip (NoC) as the main on-chip communication infrastructure (e.g., [1], [2], [3]). NoCs are conceived to be more cost effective than system buses in terms of traffic scalability, area, power and performance in large scale systems [4]. Consequently, NoCs are considered to be the practical choice for future CMP (Chip Multi-Processor) and SoC (System on Chip) system communication. However, the unique and diverse traffic requirements of CMP systems make the design of an appropriate NoC challenging.

During the execution of a typical CMP application, the majority of the traffic delivered by the interconnect involves point-to-point communication. These packets contain cache lines that are being read (or written) by processor cores. However, other kinds of communication should also be facilitated by the CMP interconnect. Examples include L2 cache read requests, invalidation commands for cache coherence, interrupt signals and cache line search operations in DNUCA (Dynamic Non-Uniform Cache Architecture) systems. Although the volume of traffic caused by these operations is relatively small with respect to that of the data read and written by processor cores, the manner in which the interconnect supports them heavily affects both the performance of the system and the dissipated power. Unfortunately, while interconnect architectures which solely rely on a network are cost effective in delivering point-to-point, large blocks of data, they have significant drawbacks when other services are required. For example, multi-hop networks impose inherent multi-cycle packet propagation latency on the timesensitive communication between modules, making NoCs unattractive for CMP designers. Similarly, advanced communication services like broadcast (sending information to all modules) or multicast in a network suffer from prolonged latency and involve additional hardware mechanisms or massive duplication of unicast messages. Due to the lack of a central coordination mechanism, the distributed nature of a network is often an obstacle when global knowledge or operation is beneficial.

Although current NoC implementations are strictly distributed (heavily borrowing concepts from traditional large scale networks), we argue that the on-chip environment provides the architect with a new and unique opportunity to use "the best of breed" from both on-chip and off-chip worlds. In particular, communication schemes that are not feasible in large scale networks become practical, since on-chip modules are placed in close proximity to each other. Consequently, we propose a new architecture called BENoC (Bus-Enhanced Network on-Chip), which is composed of two tightly-integrated parts: a low latency, low bandwidth specialized bus, optimized for system-wide distribution of control signals, and a high performance distributed network that handles highthroughput data communication between pairs of modules (e.g., AEthereal [1], QNoC [2], XPipes [3]). As the bus is inherently a single hop, broadcast medium, BENoC is proven to be more cost-effective than pure network-based interconnect. Fig. 1 demonstrates BENoC for a cache-inthe-middle CMP system. In this example, a grid-shaped NoC serves point-to-point transactions, while global, short control messages are sent using the low-cost bus.

Unlike other proposals (e.g., [5], [6])., BENoC's bus is not an additional hierarchy layer in the interconnect fabric. In [5], each cluster of modules shares a local bus and

Isask'har Walter is with the Electrical Engineering Department, Technion

 Israel Institute of Technology, Haifa 32000, Israel.
 E-mail: zigi@tx.technion.ac.il

Israel Cidon is with the Electrical Engineering Department, Technion – Israel Institute of Technology, Haifa 32000, Israel. E-mail: cidon@ee.technion.ac.il

<sup>•</sup> Avinoam Kolodny is with the Electrical Engineering Department, Technion – Israel Institute of Technology, Haifa 32000, Israel. E-mail: Kolodny@ee.technion.ac.il



Fig. 1. An example of a CMP System. The system is composed of eight processors and 16 L2 cache banks.

inter-cluster traffic uses the network. In [6], the authors suggest a bus-NoC hybrid for a uniprocessor system. By replacing groups of adjacent links and routers with fast bus segments, hop-count is reduced and performance is improved. Such solutions do not address the problems raised here in the inter-cluster communication. In contrast, BENoC's bus is a synergetic component operating in parallel with the network, improving existing functionality and offering new services.

In [7], the authors take advantage of the potential benefit that lies in providing special CMP services as part of the interconnect. There, a cache coherence service is embedded into the NoC at the cost of increasing the hardware complexity of routers. Though BENoC can be used for this purpose too, another use of this hybrid architecture is discussed in this paper – searching for migrating cache lines in CMP DNUCA. However, BENoC can provide many additional communication services in a cost-effective manner compared to a traditional NoC (e.g., NoC subsystem control, multicast, anycast and convergecast services and efficient distribution of meta-data).

# 2 BENOC FOR CMP DNUCA

In this section, the use of BENoC in a CMP system (Fig. 1) is described. Each processor is assumed to own a local, private (L1) cache while all processors share a distributed L2 cache. As wire latency becomes a dominant factor, the L1 miss penalty is heavily affected by the distance between the processor and the L2 cache bank holding the fetched line. This observation gave rise to the DNUCA approach: instead of statically allocating cache lines to L2 locations, cache lines are moved towards processors that access them [8], [9].

Several issues need to be resolved in order to make DNUCA a practical cache management scheme. For example, finding an efficient line migration policy to handle lines that are accessed by multiple, distant processors. Another major difficulty in implementing DNUCA is the need to lookup cache lines: whenever a processor needs to conduct a line fill transaction (fetch a line into its L1 cache), it needs to determine its location, i.e., the identity of the L2 cache bank/processor storing its most updated copy. In a network-based interconnect, the line can be sought using multiple unicast messages [10]. Alternatively, the interconnect designer may add some extra logic within the network infrastructure to facilitate an inband deadlock-free broadcast service (e.g., [11]). The BE-NoC architecture takes this approach one step further and offers a more efficient alternative, by using the bus to broadcast the query to all cache banks. The particular cache storing the line acknowledges the request on the bus, and simultaneously sends the line's content over the high-bandwidth NoC. As queries are composed of short meta-data (e.g., the initiating processor's ID and the line's address), they do not create a substantial load the bus.

The proposed scheme has two main advantages: First, it reduces the power consumption of the interconnect as a single bus transaction performs the broadcast operation, instead of multiple unicast messages in the NoC. Second, the system performance is improved as the time-critical line search is performed over a dedicated single-hop medium instead of over a multi-hop network. These aspects are explored in the following two sections.

#### **3** ANALYSIS

In this section, the energy required for a broadcast operation in a traditional NoC and in BENoC is approximated. For simplicity, the NoC is assumed to have a regular mesh topology. The following notation is used:

n = The number of modules in the system

 $\Delta V$  = Voltage swing [V]

 $C_0$  = Global wire capacitance per unit of length [F/mm]

P = Tile size [mm]

C<sub>ld</sub> = NoC link driver input capacitance [F]

C<sub>link</sub> = NoC link capacitance [F]

C<sub>bd</sub> = Bus driver input capacitance [F]

The time needed for a driver to charge a capacitor is modeled using the following equation [12]:

$$T = \frac{\tau}{C_{in}} C_{Load} + \tau \tag{1}$$

where  $C_{in}$  is the driving buffer's input capacitance and  $C_{load}$  is the load's capacitance. The constant  $\tau$ , which is determined by the technology, is the product of the effective resistance and the input capacitance of an inverter:  $\tau \simeq R_{im}C_{im}$ . The energy required to charge  $C_{load}$  is

$$E = \Delta V^2 \cdot C_{load} \quad . \tag{2}$$

First, the latency and energy of a broadcast transaction in a NoC-based system which relies on multiple unicast messages is approximated. Assuming each NoC link is P millimeters long, its capacitance is  $C_{link} = P \cdot C_0$ . Using (1) and the above definitions, the time required for a link driver to transmit a single bit is

$$T_{link} = \frac{\tau}{C_{ld}} (C_{link} + C_{in}) + \tau \quad , \tag{3}$$

where  $C_{in}$  is the input capacitance of the input port to which the link is connected. Since a broadcast message has to travel at least  $\sqrt{n}$  modules away from the source, the minimal time to complete the broadcast (neglecting delay within routers) is

$$T_{net} = \sqrt{n} \cdot T_{link} = \sqrt{n} \left( \frac{\tau (P \cdot C_0 + C_{in})}{C_{id}} + \tau \right).$$
(4)

Note that (4) underestimates the broadcast latency, as messages are withheld at least one clock cycle in each router along their path. In addition, if no priority is given to such packets, they might also be delayed due to network congestion.

In order to calculate the total energy needed for NoC broadcast, the number of packet transmissions is determined. In a regular mesh, a source node may have at most 8 modules at a distance of one, 16 modules two hops away, 24 modules three hops away and so on. In the energy-wise best case, the broadcasting module is located exactly in the middle of the mesh. It therefore has to send 8 messages that would each travel a single link each, 16 messages that travel two links, and in general, 8j messages to a distance of j hops, until transmitting a total of n-1 messages. It can be easily shown that if  $\sqrt{n}$  is an integral, odd number, then the Manhattan distance between the module in the middle of the mesh and the ones in its perimeter is exactly  $D_{max} = (\sqrt{n} - 1)/2$ .

Since a message transmitted to a destination j hops away has to traverse j links, the minimal number of transmissions required to complete the broadcast is

$$K = 8 \cdot 1 + 16 \cdot 2 + 24 \cdot 3 + \dots + 8D_{\max} \cdot D_{\max} = 8\sum_{j=0}^{D_{\max}} j^2$$
(5)

Consequently, the lower bound of the total energy consumed by a single broadcast operation according to (2) is

$$E_{net} = \Delta V^2 \cdot K(C_{ld} + C_{link} + C_{in}) \cdot$$
(6)

Similarly, the latency and energy that characterize a broadcast on a bus is now evaluated. The bus is assumed to be composed of  $\sqrt{n}$  horizontal sections (of length  $\sqrt{n} \cdot P$  each), connected together using a vertical segment of the same length. As the total bus length is approximately  $(\sqrt{n} + n)P$  long, and assuming that it is connected to n loads of C<sub>in</sub> each, its total capacitance is approximately  $C_{bus} \simeq (\sqrt{n} + n)PC_0 + nC_m$ . The resulting broadcast transmission dolar according to (1) is

transmission delay according to (1) is

$$T_{bus} = \frac{\tau}{C_{bus}} C_{bus} + \tau = \frac{\tau}{C_{bd}} \left( \left( \sqrt{n} + n \right) P C_0 + n C_{in} \right) + \tau \quad (7)$$

Using (2), the total energy required to drive the bus is

$$E_{bus} = \Delta V^2 (C_{bus} + C_{bd}) = \Delta V^2 \left( \left( \sqrt{n} + n \right) P C_0 + n C_{in} + C_{bd} \right) \cdot (8)$$

Clearly, the bus driver has to be much more powerful (and thus, energy consuming) than a link driver. In order to choose an appropriate sizing for the bus driver, the parameter  $\beta$ , which reflects the network-to-bus broadcast latency ratio, is defined:

$$\frac{T_{net}}{T_{bus}} = \beta \quad . \tag{9}$$

Using (4), (7) and (9), the bus driver size for achieving a desired latency ratio  $\beta$  is determined:

$$C_{bd} = \frac{\tau \left(\sqrt{nPC_0 + nPC_0 + nC_{in}}\right)}{\frac{\sqrt{n}}{\beta} \left(\frac{\tau (P \cdot C_0 + C_{in})}{C_{ld}} + \tau\right) - \tau}$$
(10)

Finally, the total energy consumption required for a bus broadcast is established using (8) and (10):

$$E_{bus} = \Delta V^2 \left( \left( \left( \sqrt{n} + n \right) P C_0 + n C_{in} \right) + \frac{\tau \left( \sqrt{n} P C_0 + n P C_0 + n C_{in} \right)}{\frac{\sqrt{n}}{\beta} \left( \frac{\tau (P \cdot C_0 + C_{in})}{C_{ld}} + \tau \right) - \tau} \right).$$

In order to complete the analysis, typical values for the various electrical parameters for 0.65um technology [13] are used. The tile size (P) is assumed to be 1mm, and  $C_{ld}$  is selected so that the resulting single-wire link bandwidth is 20Mb/sec.

Fig 2. shows the energy required for unicast and broadcast transmissions in a NoC. It also shows the energy required for a transmission in BENoC for two bus speeds (values of  $\beta$ ). As expected, the bus is no match for the NoC when a message is delivered to a single destination. However, when broadcast operations are compared, the bus is considerably more energy efficient than the network, as shown by the "network broadcast" curve compared with the "bus transaction" curves, for system size n of ~25 or more.

### 4 EXPERIMENTAL RESULTS

In this section, the performance of a DNUCA CMP system (depicted in Fig. 1) is evaluated, using two types of interconnect infrastructures: a classic NoC and BENoC. The system consists of 8 processors and 16 L2 cache tiles, each of which is assumed to be logically divided into 4 banks (64 distributed cache banks in total). Two timecritical operations are addressed. The first one is a basic line-fill ("read") transaction, which is performed by a processor that reads a line into its L1 cache. If an L2 cache has a valid copy of the line, it must provide its content to the reading processor. If the most updated copy resides in a L1 cache of another processor, it is asked to "writeback" the line. Else, the line is fetched from a lower memory hierarchy level (L3 cache/memory). The second transaction being addressed is the read-for-ownership ("readexclusive") transaction, which is similar to the basic linefill operation, but also implies that the reading processor wishes to have the single valid copy of the line as it is about to update its content. In order to complete the transaction, all other L1 copies of the line (held by an owning processor or by sharers) must be invalidated.



Fig. 2. Energy consumption in NoC and BENoC. The energy consumed by a network unicast and broadcast, and by a bus transmission.

In a classic DNUCA implementation, the processor has to lookup the line prior to the read/read exclusive operation. When a regular NoC is used, the line is sought using multiple unicast messages, while in BENoC the search is conducted over the bus. In this work, a model in which each L2 cache line includes some extra bits to keep track of the current sharers/owner of the line is assumed [14].

In order to evaluate the proposed technique, two different simulators are used. The BENoC architecture is simulated using OPNET [15]. The model accounts for all network layer components, including wormhole flow control, virtual channels, routing, router buffers and link capacities. It addition, it simulates the bus arbitration and propagation latencies. The DNUCA system is modeled using the Simics [16] parallel execution simulator. The benchmarks are composed of SPLASH-2 [17] traces executed on a CMP system. Since the parallel sections of the programs are of interest, the initial sequential part of each program is fast forwarded.

Fig. 3 presents the decrease in the line fill transaction time in BENoC relative to the average duration of the same transactions in a standard NoC system, for various network-to-bus latency ratios (i.e., different values of  $\beta$ ). BENoC significantly reduces the average transaction time when a relatively slow bus is used ( $\beta$ =1). As shown in Section 3, such buses are power efficient. Note that even if an extremely high latency bus is used ( $\beta$ =0.1), BENoC achieves a significant performance improvement. This is due to the fact that the above analysis underestimates the network latency. In a real network, broadcast messages are likely to collide, as they compete for shared network resources. In BENoC, a single arbitration phase is required prior to the bus access. In addition, NoC routers introduce additional latency even when no collisions occur.

## 5 SUMMARY

A salient feature of on-chip systems is the proximity of all components within a distance of several millimeters, which enables low-latency communication among them. While macro networks generally cannot benefit from outof-band communication and use their standard links for all operations, NoCs can leverage a side-bus to improve system functionality.

The bus-enhanced NoC architecture optimizes the communication infrastructure by combining a customized bus and a NoC. The bus circumvents some weaknesses of the NoC, such as latency of critical signals, complexity and cost of broadcast transactions, and operations requiring global knowledge or central control. While the BE-NoC architecture provides many opportunities, in this paper it is shown to be superior to a classical NoC in terms of performance and power for a CMP DNUCA system. Analysis shows that BENoC's advantage over NoC starts at relatively small system size and becomes very significant as system size grows. Simulation reveals that a relatively slow, power efficient bus significantly reduces the average transaction latency.



Fig. 3. L2 access time speedup. Line fill transaction time improvement in benchmark programs, for different network-to-bus latency ratios.

#### REFERENCES

- K. Goossens, J. Dielissen, and A. Radulescu, "AEthereal Network on Chip: Concepts, Architectures, and Implementations", IEEE Design and Test of Computers, 2005
- [2] E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, "QNoC: QoS Architecture and Design Process for Network on Chip", Journal of Systems Architecture, Volume 50, February 2004
- [3] D. Bertozzi and L. Benini, "Xpipes: A Network-on-Chip Architecture for Gigascale Systems-on-Chip", Circuits and Systems Magazine, IEEE Volume 4, Issue 2, 2004
- [4] E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, "Cost Considerations in Network on Chip", Journal of Systems Architecture, special issue on Network on Chip, Volume 50, February 2004, pp. 105-128
- [5] T.D. Richardson, C. Nicopoulos, D. Park, V. Narayanan, Y. Xie, C. Das, V. Degalahal, "A Hybrid SoC Interconnect with Dynamic T-DMA-Based Transaction-Less Buses and On-Chip Networks", Proc. 19th International Conference on VLSI Design, January, 2006.
- [6] N. Muralimanohar and R. Balasubramonian, "Interconnect design considerations for large NUCA caches", Proc. of the 34th annual international symposium on Computer architecture, 2007
- [7] N. Eisley, L.S. Peh, L. Shang, "In-Network Cache Coherence", Proc. 39th International Symposium on Microarchitecture (MICRO), Florida, December 2006
- [8] C. Kim, D. Burger, and S.W. Keckler, "An Adaptive, Non-Uniform Cache Structure for Wire-Delay Dominated On-Chip Caches", 10th international conference on Architectural support for programming languages and operating systems, pp. 211-222, October, 2002
- [9] C. Kim, D. Burger, S.W. Keckler, "Nonuniform Cache Architectures for Wire Delay Dominated on-Chip Caches", IEEE Micro, 23:6, pp. 99-107, November/December, 2003
- [10] E. Bolotin, Z. Guz, I. Cidon, R. Ginosar, and A. Kolodny, "The Power of Priority: NoC based Distributed Cache Coherency", Proc. First International Symposium on Networks-on-Chip (NOCS), 2007
- [11] Y. Jin, E. J. Kim, and K. H. Yum, "A Domain-Specific On-Chip Network Design for Large Scale Cache Systems", Proc. 13th International Symposium on High-Performance Computer Architecture (HPCA-13), Phoenix, 2007
- [12] I. Sutherland, R.F. Sproull, and D. Harris, "Logical Effort: Designing Fast CMOS Circuits", The Morgan Kaufmann Series in Computer Architecture and Design, ISBN: 978-1-55860-557-2
- [13] Predictive Technology Model, http://www.eas.asu.edu/~ptm
- [14] B. M. Beckmann and D. A. Wood, "Managing wire delay in large chip multiprocessor caches", MICRO 37, pages 319-330, Dec. 2004
- [15] OPNET Modeler, www.opnet.com
- [16] P.S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, and G. Hallberg "Simics: A full system simulation platform", IEEE Computer, 35(2):50–58, Feb. 2002
- [17] S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, "The SPLASH-2 Programs: Characterization and Methodological Considerations", Proc. 22nd Annual International Symposium on Computer Architecture, June 1995